Abstract Real-time systems engineers face a daunting duty: they must ensure that each task in their system can always meet its deadline. To analyse schedulability they must know the worst-case execution time (WCET) of each task. However, determining exact WCETs is practically infeasible in cost-constrained industrial settings involving real-life code and COTS hardware. Static analysis tools that could yield sufficiently tight WCET bounds are often unavailable. As a result, interest in portable analysis approaches like measurement-based timing analysis is growing. We present an approach based on integer linear programming (ILP) for calculating a WCET estimate from a given database of timed execution traces. Unlike previous work, our method specifically aims at reducing overestimation, by means of an automatic classification of code executions into scenarios with differing worst-case behaviour. To ease the integration into existing analysis tool chains, our method is based on the implicit path enumeration technique. It can thus reuse flow facts from other analysis tools and produces ILP problems that can be solved by off-the-shelf solvers.
Introduction
Modern software usually adopts a modular design with multiple interacting computational processes executing concurrently inside the system. These processes compete for shared system resources like memory space, processing time, etc. In real-time processor scheduling the demands of each process for processing time are specified by a set of task parameters. Given all task parameters of the system, real-time systems engineers can easily check if a given scheduling policy (Liu and Layland 1973; Dertouzos and Aloysius 1989; Xu and Parnas 1990; Neil et al. 1991) can guarantee to arbitrate all resource demands in a timely manner during system operation.
We are concerned with the worst-case execution time (WCET)-a crucial task parameter prescribing the maximal amount of time the corresponding process requires a processor to complete.
We consider that processes are implemented in software. The problem we need to solve then is: How can the prescribed WCET of a task (a mathematical abstraction used in schedulability analysis) be linked to the actual behavior of executable code on particular hardware? Specifically, how can we determine the WCET of a piece of code on a given microprocessor?
Measurement-based timing analysis (MBTA) (Bernat et al. 2002 (Bernat et al. , 2003 Kirner et al. 2005; Wenzel et al. 2009; Stattelmann and Martin 2010) proposes the calculation of WCET estimates from a database of timed execution traces of code runs on the target hardware. Furthermore, many analysis tool chains rely on the Implicit Path Enumeration Technique (IPET) (Li and Malik 1995; Puschner and Schedl 1997; Li and Malik 1997) to calculate a global WCET estimate from WCET estimates of individual code constituents.
WCET estimates obtained by MBTA are generally not guaranteed upper WCET bounds, and care must be taken when they are used to approximate execution times. For example, the schedulability tests of many classical hard real time scheduling algorithms admit the approximation of execution times by upper bounds, whereas the use of mere estimates could result in false positives. WCET estimates are more useful in various other scenarios, like: soft real time systems, mixed-criticality systems, load balancing, the fast evaluation of design options, and others.
We present an IPET-based approach for calculating a WCET estimate from a given database of timed execution traces (Sect. 3). Extending standard IPET, our method can reuse flow facts from other flow analysis tools. First, however, we discuss related work (Sect. 2). We conclude with an experimental evaluation of a proof-of-concept implementation (Sect. 4). In Appendix 1 we present proofs for all theorems in the main part of the paper.
Related work
WCET analysis is usually performed in two stages: A low-level stage where local estimates for individual code constituents-individual instructions, instruction sequences, basic blocks, etc.-are determined, and a high-level stage, where local estimates are combined into a global estimate for the complete code. Early methods for high-level analysis were based on abstract syntax trees (Puschner and Koza 1989; Puschner and Schedl 1993; Puschner 1998; Shaw 1989; Park and Shaw 1991) , where leaf nodes corresponded to elementary statements (e.g. assignments) and inner nodes corresponded to structured control constructs for sequences, selects, and iterations (Dijkstra 1970) . Determining the local estimates for elementary statements from the execution times of individual machine instructions was considered easy, so low-level analysis was not considered further.
Later it became apparent that the jitter in the execution time of individual instructions that is caused by certain performance-enhancing hardware features, e.g., caches, instruction pipelines, and branch predictors, must be considered in order to obtain practically usable WCET estimates. Consequently, various solutions for the low-level analysis of individual path fragments in the presence of caches, pipelines, and branch predictors were proposed (Li and Malik 1999; Lundqvist and Stenström 1998, 1999; Stappert and Altenbernd 2000; Theiling and Ferdinand 1998; Schneider and Ferdinand 1999; Ferdinand et al. 1999; Colin and Puaut 2000) . In contrast to these model-based approach, measurement-based timing analysis (MBTA) proposed the use of timed execution traces of individual code constituents obtained runs of the code on the target hardware (Bernat et al. 2002 (Bernat et al. , 2003 Kirner et al. 2005; Wenzel et al. 2009; Stattelmann and Martin 2010 ).
On the high-level stage, the early tree-based approaches for high-level analysis were soon found too inflexible: Firstly, tree-based approaches work only for structured programs, but not for programs that contain unstructured jumps. Although unstructured code is sometimes dismissed as bad programming discipline, there exist cases that justify the use of unstructured jumps, e.g., state machines. Moreover, language features like exceptions contain implicit unstructured jumps. Secondly, the tree-based approaches did not support the exclusion of infeasible execution paths. Experimentation with various solutions eventually led to the wide adoption of the Implicit Path Enumeration Technique (IPET) (Li and Malik 1995; Puschner and Schedl 1997; Li and Malik 1997) for the high-level stage. We recap IPET in Sect. 3.1.
IPET uses a fixed WCET estimate for each code constituent. In Sect. 3.2 we argue that this is a major limitation that can lead to overly pessimistic estimates by combining mutually exclusive execution scenarios. Researchers have been aware of this and have proposed various remedies:
Li et al. analyse the control-flow between code mapping to shared cache lines. This analysis affords linear constraints on the number of cache misses, modeled by an extra variables. They have shown their approach for direct-mapped Malik 1995, 1999) and set-associative caches (Li and Malik 1996) . In comparison our approach is not limited to modeling specific hardware, but relies on the observed system behavior. Still our approach is capable of handling cache-induced jitter, as demonstrated by our experimental evaluation (cf. Sect. 4).
Ottoson and Sjödin (1997) introduce separate variables for pairs of adjacent program constituent to model pipelines. Our concept of clips (cf. Sect. 3.3) allows a more general separation of contexts, subsuming Ottoson's and Sjödin's case. Engblom and Ermedahl (1999) use instruction sequences. Since instruction sequences are one of many possible choices for code constituents, our approach can reuse this idea. Theiling and Ferdinand (1998) unrolling (VIVU), allowing the separation of certain forms of execution scenarios: Firstly, they can separate the first iteration of loops from subsequent ones. However, our approach provides a more general way of choosing contexts via clips. Secondly, they can distinguish procedure invocations that originate from different call sites. Although our approach currently works only on individual procedures, it could be extended to integrate the idea of call contexts.
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Calculating WCET estimates
The implicit path-enumeration technique
The Implicit Path Enumeration Technique (IPET) Malik 1995, 1997; Puschner and Schedl 1997 ) is a widely-used method for calculating an upper WCET bound for a piece of code from upper WCET bounds of the code's constituents.
Standard IPET is based on integer linear programming: The execution count of each code constituent is expressed as a non-negative integer variable, and the possible control flow between code constituents is overapproximated by linear constraints. The cost of each code constituent is its local upper WCET bound, and the objective function is the cost-weighted sum of execution counts of all code constituents. Maximizing the objective function yields a WCET bound for the complete code. If estimates rather than bounds are used as costs, the methods yields a WCET estimate for the code.
consisting of a set of nodes V , a set of edges E ⊆ V × V , a start node v start ∈ V , and an end node v end ∈ V , such that all other nodes are reachable from v start , and v end is reachable from all other nodes, i.e., if E + designates the transitive closure of E, 
Example 1 Figure 1 illustrates the CFG G = (V, E, v start , v end ) with nodes
Each node in a CFG G = (V, E, v start , v end ) of a program P is identified with some atomically executable code constituent. Different choices, like instructions, instruction sequences, arbitrary code blocks, etc., affords a lot a flexibility. The start node v start and the end node v end mark the entry and exit points of the code and thus correspond to empty code.
Following the modeling presented in Li and Malik (1997) , we use an integer node variable f v for each node v ∈ V , designating the execution count of v during a single run of P and an integer edge variable f (v,w) for each edge (v, w) ∈ E, designating the number of control transfers from node v to node w. The solution space is chosen to overapproximate all feasible runs: For any feasible run π = v 1 , . . . v n of P, the valuation
must be a solution, where c v is the number of occurrences of node v in π , and where c e is the number of occurrences of edge e in π , i.e.,
Because numbers of occurrences are cardinals, non-negativity constraints are added
To model a single run of program P, exactly one occurrence of the start node v start and exactly one occurrence of the end node v end is enforced:
Just as in Malik (1995, 1997) and Puschner and Schedl (1997) , we consider sequential programs, i.e., the execution of v = v end must be followed by the execution of exactly one of its immediate successor nodes w. Likewise, the execution of any node v = v start must always follow the execution of exactly one of its immediate predecessor nodes w. In IPET, this can be expressed by linear constraints called structural constraints
To obtain a bounded problem, addition information about cyclic regions is needed. The notion of a natural loop is sufficient for cycles in structured code: A node v is said to dominate another node w, if every path from the start node v start to w must pass through v. A natural loop is defined by its back edge (w, v) , which is an edge, such that its target node v dominates its source node w. Constraints for natural loops are typically inequalities that bound the flow through the back edge relative to the total flow f (w 1 ,v) + · · · + f (w n ,v) into the loop header v, i.e.,
where b is a positive integer constant, where {w 1 , . . . , w n , w} is the set of immediate predecessors of node v, and where w dominates v.
The objective function of a standard IPET problem is
where wcet v is the local WCET estimate of node v.
Additional linear constraints can be obtained by program analysis or expert insight into the code (Puschner and Schedl 1997) .
Example 2 Reconsider the CFG from Example 1 and assume that the loop can reiterate at most 7 times after entry. Also assume WCET estimates of 50, 20, and 30 microseconds for nodes v 1 , v 2 , and v 3 . We obtain the following IPET problem:
-Non-negativity constraints:
-Structural and single run constraints:
-Iteration constraint:
-Objective function:
-We may add additional linear constraints, if available. For example, if we understood that the loop is constrained to four iterations for each entry through edge (v 2 , v 3 ), we would add an extra constraint
Pessimism and monotonicity
IPET overapproximates the global WCET, assuming that local WCET behaviors in two or more different program constituents may coincide, even where such a scenario cannot be exhibited by the system, as illustrated by the example in Fig. 2 . This conservative approximation is sometimes called as pessimism. Given a suitable metric over WCET estimates, we can quantify the pessimism of a given method as the distance of its estimate(s) from the actual WCET(s). Note that this extremely simple example serves just to illustrate the concept of pessimism. The method proposed in this paper requires the existence of different paths between nodes, as in Example 1.
The IPET method is monotonic in the local WCET estimates, i.e., the global WCET estimate cannot decrease, unless some local WCET estimate decreases by a positive value δ.
Definition 2 (Monotonic estimate calculation method)
Let f be a function that takes as arguments local WCET estimates wcet 1 , . . . , wcet n and yields a global WCET estimate wcet = f ( wcet 1 , . . . , wcet n ). We say that f denotes a monotonic estimate calculation method, iff, for any δ 1 , . . . , δ n ≥ 0,
Context-sensitive IPET
Context-sensitive IPET introduces execution scenarios to standard IPET, to reduce overestimation. The method reuses all variables, constraints, and extra flow facts from the respective standard IPET problem. For each node v ∈ V we model a set of execution scenarios v,1 , . . . , E v,n(v) with separate WCET estimates wcet v,1 , . . . , wcet v,n(v) .
The execution counts of these scenarios are modeled by scenario variables
The scenarios of node v ∈ V are refinements of the unspecific scenario of v in standard IPET. Hence, the estimates wcet v,1 , . . . , wcet v,n(v) 
The execution scenarios E v,1 , . . . , E v,n(v) must classify the executions of v, i.e., each execution of node v during a run of program P is associated with exactly one execution scenario of v.
Requirement 2 (Execution scenario classification)
For each node v ∈ V , the associated execution scenarios E v,1 , . . . E v,n(v) form a classification of the occurrences of v in any end-to-end path through the CFG.
Requirement 2 yields new constraints
Because number of occurrences are cardinals, we add constraints
Our objective function is a refinement of the objective function of the corresponding standard IPET problem, obtained by replacing each summand
by the weighted sum
i.e., the new objective function has the form scenarios E v,1 , . . . E v,n(v) admits additional constraints over the corresponding scenario variables f v,1 , . . . , f v,n(v) .
Example 3 Reconsider the IPET problem from Example 2. Assume that the WCET of node v 3 varies depending on which of the three node v 1 , v 2 , and v 3 were executed just before node v 3 , e.g., due to the caching of accesses to instruction and data memory. Assume that the WCET estimates of node v 3 right after executing nodes v 1 , v 2 , and v 3 are 30, 10, and 5 microseconds. We introduce different execution scenarios E v 3 ,1 , E v 3 ,2 , and E v 3 ,3 for node v 3 and add the following constraints to the original IPET problem:
The objective function of our context-sensitive IPET problem is:
So far, the context-sensitive IPET problem does not improve on the standard IPET problem. However, the execution scenario of node v 3 depends on which out of nodes v 1 , v 2 , or v 3 was executed immediately before, so we add the following constraints:
The total number of occurrences of edges (v 1 , v 3 ) and (v 2 , v 3 ) in a single run must be 1, due to the structural constraints of the IPET problem. These constraints tighten the WCET estimate by enforcing a closer upper bound on f v 3 ,3 .
Concrete methods with different properties can be created by instantiating contextsensitive IPET, which is a generic method. In the following sections we develop one such instantiation: -In Sect. 3.4, we introduce the notion of a context of a node, to instantiate the notion of an execution scenario, and two associated refinement operators. -In Sect. 3.5, we show how to infer context-specific linear constraints over the number of times the given node may appear on any end-to-end CFG paths, such that Requirement 3 is fulfilled. -In Sect. 3.6, we show how to infer WCET estimates for individual contexts from a database of timed execution traces, such that Requirement 1 is fulfilled. -In Sect. 3.7, we present an algorithm for obtaining contexts for a given node, such that Requirements 2 and 3 are fulfilled. -In Sect.3.8, we put everything together, instantiating context-sensitive IPET. 
Contexts
We consider the CFG G P = (V, E, v start , v end ) of some fixed program P. We write U to denote the set of end-to-end paths of G P , i.e.,
In the following, R * denote the reflexive, transitive closure of any binary relation R. Hence, E * denotes the reachability relation in G P , and (E \ K ) * with K ⊆ E denotes reachability via paths that do not pass through any of the edges in the set K .
We first introduce the notion of a cli p, which is a specification of a set of CFG paths leading from a specific set of entry edges to a specific set of exit edges. It allows us to describe sets of paths with similar control flows. Definition 4 (Paths in a clip) The set paths(S) of paths in a clip S = A, B is the set of all CFG paths that start with some entry edge in A, that end with some exit edge in B, and that do not contain any further entry or exit edges, i.e.,
paths(S)
Note that by this definition each path in a clip has at least two edges.
Example 4 Reconsider the CFG from Example 1. Consider the clip 
Note that paths(S 0 ) does not contain any longer paths, because the back edge of the loop is an exit edge.
A context of a node v ∈ V is a clip S such that v has at most one inner occurrence in any path of S. A context enables us to pinpoint a particular occurrence of a given node. Later we will use contexts to represent individual execution scenarios. By inner occurrence we mean any occurrence except at the first or last node. It is a rather technical condition that is of no conceptual interest, but eliminates that the unwanted special case of v sitting at the beginning of an entry edge or at the end of an exit edge.
Example 5 Reconsider the CFG from Example 1. The clip S 1 = A 1 , B 1 with
is a context of node v 3 , because none of its paths paths(S 1 ) = {v 3 v 3 v 3 , v 3 v 3 v end } contains more than one inner occurrence of v 3 . The clip S 2 = A 2 , B 2 with
is not a context, because the path v 2 v 3 v 3 v end ∈ paths(S 2 ) has two inner occurrences of v 3 . Figure 4 illustrates this example.
The following operators allow us measure the length of paths and to concatenate paths and edges:
We use contexts as execution scenarios. Requirement 2 asks for a classification scheme, i.e., all situations must be covered and scenarios must not overlap. Hence, we define appropriate notions of coverage and disjointness for contexts: Flow coverage catches the idea of capturing all possible control flows that a given node can be involved in; divergence captures the idea of contexts representing disjoint scenarios.
Definition 7 (Flow coverage)
A set of paths X covers a node v ∈ V , iff, for all paths ρ, σ with ρ •v •σ ∈ U (recall that U is the set of all end-to-end paths in the CFG), there are subpaths ρ 1 , σ 2 and non-empty subpaths ρ 2 , σ 1 , with
Informally speaking, this means that every occurrence of the node v in some endto-end path is located inside a subpath that is in X .
Example 6 Reconsider the CFG from Example 1. We have
Consider the two clips (cf. Fig. 5 )
The paths of these clips are
The paths of clip S 4 cover node v 3 , i.e., every occurrence of v 3 in some end-to-end path is located inside a subpath that is an element of paths(S 4 ). The paths of S 3 do not cover v 3 , e.g., none of the paths in paths(S 3 ) is a subpath of
Definition 8 (Divergent paths) Two paths π and σ are divergent, iff π and σ neither overlap on more than a single edge, nor one is a subpath of the other, i.e., none of the following conditions apply: Definition 9 (Divergent sets) Two sets of paths X and Y are divergent, iff the paths π and σ are divergent, for any choice of π ∈ X and σ ∈ Y .
Example 7 Reconsider clip
from Example 6. The paths of clip S 4 and the paths of clip
are not divergent, because the path v 2 v 3 v end ∈ paths(S 5 ) is a subpath of the path
On the other hand, the paths of clip S 4 and clip
A simple-history context is a context that can easily be constructed from a CFG, fulfills flow coverage and divergence, and can serve as a starting point for subsequent refinement through context splitting operators.
Definition 10 (Simple history clip) The simple-history clip of a node
where Q is the set of all edges (v start , q) ∈ E that start with the start node v start , where B is the set of all outgoing edges (v, b) ∈ E of v, and where R is the set of all edges (w, r ) ∈ E, such that there is a path from r to v, i.e., 
is a context, and paths(S) covers v.
Example 8 Reconsider the CFG from Example 1. The simple-history context of node v 3 is the clip (cf. Fig. 6 )
Contexts can be refined by splitting them into multiple separate "subcontexts". We present two fundamental splitting operators:
-Vertical context splitting affords the separation of a chosen set of subpaths of an given context. -Horizontal context splitting affords the separation of a chosen subset of paths of a given context.
Recursive application of these two splitting operators on an initial covering context-like the simple history context-allow us to obtain a set of fine-grained contexts for any given node v ∈ V \ {v start , v end }. Importantly, the splitting operators must be designed to preserve coverage. Moreover, the resulting contexts must be divergent, to allow the clean separation of scenarios demanded by Requirement 2. In the following we present our operators and demonstrate that they fulfill these properties.
Definition 11 (Vertical context splitting) Let C = A, B be a context of node v ∈ V , and let F be the set of all edges that are neither entry nor exit nodes of C, i.e., F = E \ (A ∪ B). Choose a set X of edges with
Vertical context splitting of C along X yields the two clips
The following theorem establishes that the resulting clips are contexts:
Theorem 4 (Vertical context splitting) Let C 1 and C 2 be the clips produced by splitting a context C = A, B of some node v ∈ V vertically along a set of edges X , i.e.,
Then all of the following assertions hold:
Example 9 Reconsider the simple-history context
There is a path from node v 1 ∈ A to node v 1 that contains
and there is a path from node v 2 to node v 3 that contains only edges from
Hence, we have
Therefore, we obtain subcontexts (cf. Fig. 7 )
Definition 12 (Horizontal context splitting) Let C = A, B be a context of node v ∈ V , and let D be a partition of A. For each set D ∈ D, let Z D be the set of all edges (u, w) ∈ E that are reachable from some edge in D without crossing any entry or exit edge, i.e., there exists some edge (d, x) ∈ D with a (possibly empty) path from node x to node u that contains only edges in E \ (A ∪ B). Example 10 Reconsider context
from Example 9. Choose the following partition of A:
We obtain the two new contexts of v 3 (cf. Fig. 8 ): 
Context constraints
We first formalise the notion of occurrence. We start with rather straightforward definitions for occurrences of nodes and edges in a path.
Definition 13 (Occurrences of a node) The set occ(v, π ) of occurrences of a node
Theorem 6 Let v ∈ V be a node, and let X be a set of paths. Then
Definition 14 (Occurrences of an edge)
The set occ(e, π) of occurrences of an edge e ∈ E in a path π is defined as
Example 12 Reconsider path π = v start v 1 v 3 v 3 v 3 v end from Example 11. We have
Theorem 7 Let e ∈ E be an edge, and let X be a set of paths. Then
The notion of a covered occurrence of a node considers inner occurrences in some path of a given clip. Recall that our notion of an inner occurrence excludes the border nodes of a path.
Definition 15 (Covered occurrence of a node) Let S be a clip. The set occ (v, π, S) of S-covered occurrences of a node v ∈ V in a path π is defined as
Example 13 Reconsider the contexts
from Example 10 and the path π = v start v 1 v 3 v 3 v 3 v end from Example 12. We have
Theorem 8 Let v ∈ V be a node, let X be a set of paths, and let S be a clip. Then
The occurrence of a node are related to to the occurrence of its contexts, via linear constraints.
Theorem 9 (Relating nodes to context) Let C 1 , . . . , C n be pairwise divergent contexts of some node v ∈ V , such that 1≤i≤n paths(C i ) covers v. Then the following constraint holds:
Lastly, the occurrences of a context are related to the occurrence of its entry and exit edges, again via linear constraints.
Theorem 10 (Relating contexts to entries and exits) Let C = A, B be a context of some node v ∈ V \ {v start , v end } that is neither the start node, nor the end node.
Let X be the set of all edges (x, z) ∈ E, such that there exists an edge (a, w) ∈ A with a path from node w to node x that contains only edges in E \ (A ∪ B), such that there exists an edge (u, v) ∈ E \ (A ∪ B) with a path from node x to node u that contains only edges in E \ (A ∪ B), and such there exists no path from node x to node v that contains node z and only edges in E \ (A ∪ B). Let Y be the set of all edges (z, y) ∈ E, such that there exists an edge (w, b) ∈ B with a path from node y to node w that contains only edges in E \ (A ∪ B), such that there exists an edge (v, u) ∈ E \ (A ∪ B) with a path from node u to node y that contains only edges in E \ (A ∪ B), and such there exists no path from node v to node y that contains node z and only edges in E \ (A ∪ B).
Then the following constraints hold for every path π ∈ paths(C):
Example 14 Reconsider contexts
of node v 3 from Examples 9 and 10.
Timed traces and clips
In this section we describe how execution times of nodes can be obtained from a database of timed execution traces.
A timed trace indicates the execution sequence of nodes during a particular run of the code on the target platform, together with the execution duration for each occurrence of each node in the sequence.
Definition 16 (Timed trace)
A timed trace of a program P is a finite sequence π = (v 1 , t 1 ) . . . (v n , t n ) , where v 1 . . . v n is a path in the program's CFG G P = (V, E, v start , v end ) , and where t 1 , . . . , t n are the associated observed execution times of v 1 , . . . , v n .
The maximal observed execution time (MOET) of a node within a timed trace is the maximal execution time that is associated with any occurrence of the node inside the trace. By inside a trace we mean anything between the first and the last node, but we do not include the border nodes.
Definition 17 (MOET of node in timed trace)
The maximal observed execution time (MOET) moet v,π of a node v ∈ V inside a timed trace π is defined as the maximum over all associated execution times of v occurring inside π , i.e.,
Note that moet v,π is undefined, if there is no occurrence of v in π .
Example 15 Consider the timed traces
The MOETs of node v 3 are as follows:
moet v 3 ,π 6 undefined;
We lift the notion of the MOET of a node in a path to sets of timed traces:
Definition 18 (MOET of node in set of traces) The maximal observed execution time (MOET) moet v,T of a node v ∈ V over a set of timed traces T is defined as the maximum of all maximal observed execution times of v ∈ V in any timed trace π ∈ T , i.e.,
Note that moet v,T is undefined, if none of the timed traces in T contains an occurrence of v. 
Example 16
π 1 = v start v 1 v 3 v end ; π 2 = v 3 v 3 v 3 v 3 ; π 3 = v start v 1 v 3 v end ; π 4 = v start v 1 v 2 ; π 5 = v start v 1 v 3 v 3 v end ; π 6 = v 3 ; π 7 = v start v 1 v 2 v 3 v end .
Definition 20 (MOET of node in clip)
The maximal observed execution time (MOET) moet v,S,T of a node v ∈ V in clip S over a set of timed traces T is the MOET of v over the set of all timed subtraces in T with corresponding untimed traces that are paths in S, i.e.,
Note that moet v,S,T is undefined, if none of the timed traces in T contains an occurrence of v, or if none of the timed traces in T that contain an occurrence of v has a corresponding untimed trace that is a path in clip S.
Example 18
Recall that a context C of a node v is a clip with a constraint on the number of times that v may occur within the paths of C. So reconsider contexts 
Finding contexts for MBTA
In this section we describe an algorithm for obtaining, for any given C v,n(v) } of contexts of v, with pairwise divergent sets of paths that together cover v. The contexts are constructed in such a way that they are associated with different maximal observed execution times.
To construct a set of contexts for some node v ∈ V \ {v start , v end }, the algorithm checks the MOET moet v,C,T of v over the given set T of timed traces in various candidate contexts C,
We have noted before that moet v,C,T needs not be defined under all circumstances: moet v,C,T is undefined, if none of the timed traces in T contains an occurrence of v, or if none of the timed traces in T that contain an occurrence of v has a corresponding untimed trace that is a path in context C.
In MBTA the set T of timed traces is obtained by performing measurements. In that case, moet v,C,T is undefined, if node v is unreachable, or if none of the paths in C was exhibited by any measurement.
There are two basic strategies for handling missing measurements:
Conservative approach: In this approach, the algorithm by default attributes missing measurements to insufficient coverage of the temporal behavior. It assumes that suitable timed traces can, in principle, be found, and conservatively substitutes the global MOET moet v,T for moet v,S,T . Progressive approach: In this approach, the algorithm by default attributes missing measurements to infeasible paths. It assumes that suitable timed traces can, in principle, not be found, substitutes 0 for moet v,S,T , and stipulates that the corresponding clip is infeasible.
However, to simplify the presentation of the algorithm, we just assume that moet v,S,T is always defined, i.e., there is always at least one matching measurement.
In terms of coverage, this assumption means that the database T contains, for each node v and each segment S, at least one trace that first passes through any entry edge of S, then passed through v, and eventually passes through any exit edge of S. Between the entry and the exit edge, the path must not pass through any further entry or exit edges.
Algorithm 3.1 is a formal description of our algorithm. More informally, our algorithm proceeds as follows:
1. The algorithm initially finds the set Q of all edges (v start , q) ∈ E, the set B of all edges (v, b) ∈ E, and the set R of all edges (w, r ) ∈ E, such that there is a path from r to v. Set R can easily be found by performing a backward depth-first search, starting from node v. Sets Q and B can be found from an adjacency list or adjacency matrix of the CFG. 2. Let A = (Q ∪ B) ∩ R. Note that C = A, B is the simple-history context of v. 3. For each edge (u, w) ∈ E, the algorithm checks the condition
where O u = {(u, x) ∈ E} is the set of all outgoing edges of node u. The condition is a test if context {(u, w)}, B of v-which has edge (u, w) as its only entry edge-provides a lower MOET for node v than context O u , B of v-which has all edges starting from node u as entry edges. If this is true, then the context {(u, w)}, B captures a case of executing v with a reduced execution time. Let X be the set of all edges (u, w) ∈ E for which the condition holds. Consider X, B as a separate context of v. 4. The next step of the algorithm is a vertical context split: The algorithm finds the set Y of all edges (u, w) ∈ E such that there exists a path from some edge in A to node u that contains only edges in E \ (A ∪ B ∪ X ). It also finds the set Z of all edges (u, w) such that there exists a path from some edge in X to node u that contains only edges in
are contexts with paths(C v,1 ) ∩ paths(C v,2 ) = ∅ of v that cover node v. 5. The final step of the algorithm is a horizontal split of context C v,i , for i ∈ {1, 2}:
In this step the algorithm creates a partition D i of set A i by the MOET of node v, i.e., D i = A i / ∼ i , where ∼ i is the following equivalence relation:
For each set D ∈ D i , the algorithm finds the set Z D of all edges (u, w) ∈ E, such that there exists a path from some edge in D to node u that contains only edges in
The set of contexts produced by the algorithm is
Example 19 Reconsider CFG G from Example 1. Also, reconsider the timed traces
from Example 15. We apply Algorithm 3.1 on CFG G, node v 3 , and the set of timed traces T = {π 1 , . . . , π 7 }:
The algorithm initially finds
Q = {(v start , v 1 )}; B = {(v 3 , v 3 ), (v 3 , v end )} ; R = {(v start , v 1 ), (v 1 , v 2 ), (v 1 , v 3 ), (v 2 , v 3 ), (v 3 , v 3 )} .
The algorithm sets
The clip C v 3 = A, B is indeed the simple-history context of v 3 .
The algorithm finds
4. The Algorithm performs a vertical context split along X :
6. The algorithm produces the set of contexts
Theorem 12 Given a CFG
and a set of timed traces T , Algorithm 3.1 returns a set of contexts M = {C v,1 , . . . , C v,n } of node v, such that paths (C v,i ) and paths (C v, j ) are divergent, for 1 ≤ i ≤ n, 1 ≤ j ≤ n, and i = j, and such that 1≤i≤n paths (C v,i ) covers node v.
Instantiating context-sensitive IPET
We are now able to put the results from Sects. 3.4 through 3.7 together, to obtain an instantiation of context-sensitive IPET:
1. We use Algorithm 3.1 to generate a set Q v = {C v,1 , . . . C v,n(v) } of suitable contexts, for every node v ∈ V \ {v start , v end }. By way of Theorem 12, paths (C v,i ) and paths (C v, j , wcet v,n(v) . 4. We use the construction in Theorem 10 to infer ILP constraints over our execution scenario variables. The translation of the linear constraints presented in the theorem is straightforward: For example, the linear constraint
|occ(e, π)|, for any path π ∈ paths(C),
translates to a corresponding IPET constraint
By adding these constraints, we fulfill Requirement 3. Moreover, Requirement 1 is fulfilled as a consequence of Theorem 11.
Example 20 Reconsider CFG G from Example 1. Example 2 provides an IPET problem for G, constructed for some hypothetical WCET estimates of the individual nodes. We can reuse the constraints from that IPET problem to construct a context-sensitive IPET problem for the timed trace T = {π 1 , . . . , π 7 } from Example 1.
1. The latter example has already illustrated the application of Algorithm 3.1, to obtain a set
of suitable contexts for node v 3 , where 
We interpret the individual contexts
in Example 14. These translate to corresponding IPET constraints
Experimental evaluation
The FORTAS high-precision MBTA framework
We have implemented our approach for calculating WCET estimates as a component of the FORTAS framework (Zolda 2012) . The FORTAS framework is a prototypical implementation of a portable, high-precision MBTA toolchain. We call the FORTAS framework portable, because it can easily be adapted for different target architectures, essentially by implementing a driver that can execute the program under analysis on the desired target and collect a timed execution trace. We call the FORTAS framework a high precision analysis framework, because it incorporates a method for reducing the effect of underestimation emerging from insufficient measurement coverage ) as well as the method for reducing the effect of overestimation presented in this paper. Figure 9 illustrates how our approach fits into the analysis workflow. Fig. 9 The FORTAS framework features an adaptive refinement loop, where automatically inferred contexts (cf. Sect. 3.4) guide the generation of additional input vectors for subsequent measurement runs. These subsequent measurement runs yield additional timed traces
The Framework currently provides a backend for the Infineon TriCore TC1796, a fairly complex 32-bit microprocessor targeted at the automotive market that features basic versions of many performance-enhancing features found in modern desktop and server processors, like caching, pipelining, and branch prediction. For example, the TC1796 features a simple static rather than a more sophisticated dynamic branch predictor.
The TriCore TC1796 has a single processing core, yet allows parallel processing of different types of instructions via three parallel instruction pipelines and a separate floating point unit. The processing core includes a special debugging interface, which allows us to non-intrusively capture cycle-accurate timed traces using a Lauterbach PowerTrace device. 1 As processor platform we are using a TriBoard TC179X evaluation board equipped with 4 MiB of Burst Flash memory and 1 MiB of asynchronous SRAM, both connected to the processing core via the processor's External Bus Unit. In our experiments, the Clock Generation Unit was driven by an external crystal oscillator, producing a CPU clock at 150 MHz, and a system clock at 75 MHz.
Further details on the processor and on our hardware setup are provided in Appendix 2.
As indicated in Fig. 9 , the FORTAS framework uses a feedback-driven anytime approach to calculate a sequence of increasingly fine-grained WCET estimates, as new traces are continuously added to the database of timed execution traces.
Our framework employs a hybrid method for generating input data that is based on genetic programming and source-code analysis . The trace database is iteratively refined with traces that correspond to the identified execution scenarios by generating according FQL queries (Holzer et al. 2011 ) that are subsequently fed to the FShell test case generator (Holzer et al. 2008 ) to obtain respective input vectors. After executing the program under analysis with the new input vectors, the resulting timed execution traces are added to the database. We did not make use of any input vectors distributed as part of any benchmarks.
Thanks to the anytime approach, the framework can be used to quickly obtain a rough WCET estimate and more refined estimates later on, all within a single analysis run. Intermediate WCET estimates can be obtained repeatedly whenever desired, until the wanted precision has been obtained.
Early intermediate WCET estimates are useful as a quick approximation of the expected WCET, e.g., to obtain instant feedback on how a certain modification of the program might affect its WCET.
Benchmarks
We used benchmarks from four different benchmark suites to evaluate our approach: Industry Study (IS): A benchmark suite derived from the code of an engine controller, provided by an industrial partner.
Mälardalen WCET Benchmark Suite (MD): A collection of benchmark programs from different research groups and tool vendors. We selected bs, an implementation of binary search over an array of 15 integer elements, and bsort100, an implementation of bubble sort over an array of 100 integer elements. For the latter benchmark we reduced the input vector to 10 integer elements. PapaBench ( Due to technical limitations in some tools on which the FORTAS framework depends-like the TriCore compiler tool chain-some source code transformations must be performed on the benchmarks before analysis. For example, types that are defined by typedef must be expanded, for loops must be transformed to equivalent while loops, and the code must be formatted canonically, e.g., individual statements must occur in separate lines. Although these transformations are rather trivial, there is currently no tool to perform them automatically, which is the reason for our limited range of benchmarks.
Experiments and results
We used two different memory setups: For the internal memory setup we placed the executable code in the PMI's scratchpad RAM (SPRAM), and the program data in the DMI's local data RAM (LDRAM). For the external memory setup we placed the executable program code and the program data in the external SRAM, and enabled the ICACHE.
These two setups represent extreme cases for temporal predictability: Memory accesses have a constant penalty of 1 cycle for the internal memory setup, whereas the external memory setup introduces a high access time jitter. Given the hardware description in Appendix 2, sources of jitter can be found in: possible cache misses, if instruction caching is used; mixed single/block transfers over the PLMB/DLMB; possible occupation of the PLMB/DLMB by another bus master, like the PMU/DMU or the LMI; occupation of the external memory-bus by another bus master; jitter in DRAM accesses.
The two extreme cases for temporal predictability are therefore, on the one hand, the use of the separate internal PMI and DMI memories, and, on the other hand, the shared use of external memory for both, program and data, with instruction caching.
For the internal memory setup, we also analyzed the benchmarks using the industrial-strength static WCET analysis tool aiT (Thesing et al. 2003) . It was not possible to obtain comparative data for the external memory setup, because aiT does not support such a more complex setup.
We performed the analyses on an Intel Core2 Quad Q9450 CPU running at 2.66 GHz with 8 GiB of DRAM. For each benchmark, we generated at least 100,000 timed traces. Table 1 summarizes our analysis results for the internal memory setup. For each benchmark we list:
1. the observed end-to-end MOET; 2. the WCET estimate via FORTAS's context-sensitive IPET; 3. the WCET estimate via FORTAS's standard IPET; 4. the WCET bound via aiT's static timing analysis; 5. the quotient between the two FORTAS WCET estimates; 6. the number of contexts produced by context-sensitive IPET for the final estimate; 7. the number of CFG nodes.
The latter two numbers are indicative of the quality of each benchmark: the number of contexts indicates how many suitable execution scenarios occur. The number of CFG nodes provides an estimate of the size of the analysis problem.
The observed end-to-end MOET is the maximal observed execution time for the entire program. It is our best lower bound for the actual WCET. Indeed, both estimates calculated by the FORTAS framework, as well the upper WCET bound calculated by aiT are consistently higher.
Comparing the estimates of the FORTAS framework with the bounds of aiT, there is no consistent ranking. Assuming that aiT produces safe upper bounds, we can attribute any higher estimates of the FORTAS framework to higher pessimism, and these estimates are also upper bounds. On possible reason for the lower pessimism of aiT could be tighter loop iteration constraints.
Those cases where aiT produces larger numbers than the FORTAS framework could indicate that the latter are less pessimistic, but without knowledge of the actual WCET it is impossible to decide to which degree the FORTAS framework is affected by underestimation. The magnitude of the deviation between the estimates of both tools does not provide an indication about the precision of the analyses performed by the FORTAS framework and aiT.
Comparing the WCET estimates produced by context-sensitive IPET to those produced by standard IPET, we see that the former results are closer to the MOET than the latter. This reduction can be a rough indicator of the achieved reduction in pessimism, illustrating the effect of context-sensitive IPET. Table 2 summarizes the analysis results for the external memory setup. As mentioned before, aiT does not support this configuration, so we can provide results for the FORTAS framework only.
It can be seen that all MOETs and WCET estimates are considerably higher than for the internal memory setup. This is unsurprising, as dynamic RAM has typically a much higher access latency than static RAM. Moreover, the data path to external memory is much longer than the data path to the SPRAM/LDRAM.
The context-sensitive WCET estimates are close to the respective MOETs. This indicates that context-free IPET can work well in scenarios with a high execution time jitter for individual code constituents. Moreover, the distance between the WCET estimates of context-sensitive IPET and standard IPET is much larger for the external memory setup than for the internal memory setup-in relative and absolute measures. This meets our expectation, because the external memory datapath contains many sources of temporal jitter, whereas the internal memory datapath is virtually free of jitter, leaving less room for reducing pessimism. Concerning the computational cost of context-sensitive IPET, we have to consider two things: The complexity of building the context-sensitive IPET model from the trace database and the cost of solving that model.
The complexity of building the context-sensitive IPET model depends on the concrete instantiation of context-sensitive IPET. Considering the instantiation that we have presented in this paper, Algorithm 3.1 has linear time complexity in the number |E| of CFG edges and linear time complexity in the maximal number of MOET classes.
The cost of solving the resulting context-sensitive IPET models depends on the used LP solver. For our experiments we used lp_solve with standard settings. Tables 3 and 4 present a comparison of the mean solving times of the context-sensitive IPET problems and their standard IPET counterparts. It can be seen that the solving times for the two cases are quite similar. In one extreme case the context-sensitive problems took about twice as long to solve as the corresponding standard IPET problems, whereas in the other extreme case the context-sensitive problems took only half as long to solve as the corresponding standard IPET problems. Overall, we observe no indication that the context-sensitive IPET problems are significantly harder or easier compared to standard IPET problems.
Summarizing our experimental data, we observed that context-free IPET works well, especially in scenarios with a high execution-time jitter for individual code constituents. Our method is based on standard IPET, a widely used method for calculating an upper WCET bound for a piece of code from upper WCET bounds of its code constituents. It can thus reuse flow facts from other analysis tools and produces ILP problems that can be solved by off-the-shelf solvers. Unlike previous work, our method specifically aims at reducing overestimation, by means of an automatic classification of code executions into scenarios with differing worst-case behaviour.
Context-sensitive IPET is a generic method. To obtain a concrete method, contextsensitive IPET must be instantiated with a concrete notion of an execution scenario. We have presented such an instantiation, which is based on the notion of a context, which captures control flows within a program. We have also presented an algorithm for producing such contexts based on measured execution times.
We have implemented our method as a component of the FORTAS frameworka prototypical implementation of a portable, high-precision MBTA toolchain-and presented an experimental evaluation of our method. The results of our evaluation indicate that context-sensitive IPET can yield closer WCET estimates than standard IPET.
Our results also indicate that WCET estimates obtained by an MBTA toolchain that harnesses context-sensitive IPET can be comparable to those obtained by toolchains that are based on static analysis. However, it is important to bear in mind that MBTA and static timing analysis have different use-cases and must therefore be understood as complementary approaches.
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Appendix 1: Proofs
Proof of Theorem 1 Let f v, 1 , . . . , f v, n(v) be a solution of the context-sensitive IPET problem. The context-sensitive IPET problem contains more constraints, so f v, 1 , . . . , f v,n(v) is also a solution of the respective standard IPET problem. Because 
Proof of Theorem 2 Let
This contradicts the assumption that π ∈ paths(S). Case 4: Path π is a subpath of σ . This case is symmetric to Case 3.
Proof of Theorem 3
We first show that S is a context, and then show the coverage property: 
3. We show that paths(C 1 ) and paths(C 2 ) are divergent.
Consider the paths
There are two cases how π and σ may overlap:
Hence, any occurrence of the first edge (w 1 , w 2 ) of π must be on last edge (u n−1 , u n ) of σ . Since π is a path of a context, it contains at least two edges-an entry edge and an exit edge. Therefore, π cannot be a subpath of σ , and there are no paths α, β, γ with α • β = π , β • γ = σ , and |β| ≥ 2. Case 2: σ contains the first edge
and ( We see that, for any two different elements (ρ, σ ) and (ρ , σ ) 
2. Since the contexts C i are pairwise divergent, we have
for all π ∈ U, for all π ∈ U. Now, consider any path π ∈ U. Choose any paths ρ 1 , σ 2 and any paths ρ 2 = ,
Moreover, choose paths ρ 1 , σ 2 and any paths Then they are divergent, by the original assumption that all contexts C i are pairwise divergent. In both cases, paths
Proof of Theorem 10 We give a proof for the first inequality. The proof for the second inequality is symmetric.
By the definition of occ and by the observation that
If we consider the definition of X , we see that ρ contains an occurrence of some edge a ∈ A, such that there is no subsequent occurrence of any edge y ∈ A ∪ B in ρ , i.e., we have
We are interested in the number of elements in the latter set, not in the elements themselves. This allows us to make use of the following equality: paths( A, B ) . By the definition of a context, path ρ 2 must start with an entry edge a ∈ A, must end with an exit edge b ∈ B, and cannot contain any further occurrences of any edge in A ∪ B. Moreover, path ρ 2 • v • σ 1 cannot contain any edge x ∈ X .
Next, choose another element from occ (v, π, A, B ) , i.e., choose paths ρ 1 , σ 2 , and any paths ρ 2 = , σ 1 = , with paths( A, B ), with (ρ 1 , ρ 2 , σ 1 , σ 2 ) = (ρ 1 , ρ 2 , σ 1 , σ 2 ) . By the definition of a context, path ρ 2 must start with an entry edge a ∈ A, must end with an exit edge b ∈ B, and cannot contain any further occurrences of any edge in A ∪ B. Moreover, path ρ 2 •v •σ 1 cannot contain any edge x ∈ X . Therefore,
By Theorem 2, the paths ρ 2 • v • σ 1 and ρ 2 • v • σ 1 are divergent, and therefore we
. We see that, for any two different elements 
Proof of Theorem 11 It is easy to see that {moet
By Theorem 5, The TC1796 is a fairly complex 32-bit microprocessor targeted at the automotive market that offers simple versions of many of the performance-enhancing features found in modern desktop and server processors, like caching, pipelining, and branch prediction. Contrary to popular belief, the TriCore TC1796 has only a single processing core. It, however, features three parallel instruction pipelines that allow parallel processing of different types of instructions, as well as a separate floating point unit.
Here we provide an overview of three features that we consider particularly relevant for WCET analysis: the memory subsystem, the instruction pipeline, and branch prediction. More details about the TriCore architecture and the TC1796 microprocessor can be found in the corresponding technical manuals (Infineon Technologies AG 2006 , 2007 . Figure 10 provides a high-level view on the structure of the bus systems of the TC1796 processor: The basic design is based on a Harvard architecture, with separate interfaces for program and data memory (PMI, DMI). On the whole, the memory subsystem is fairly complex and allows for an abundance of different memory configurations that can be chosen by the system designer. The system consists of the following components:
Program memory interface (PMI): The PMI (cf. Fig. 11 ) is directly connected to the CPU and is responsible for all accesses to program memory. It is equipped with 64 KiB of RAM, of which 16 KiB can be used as instruction cache (ICACHE) and of which 48 KiB can be used as scratchpad memory (SPRAM). The ICACHE is a twoway set-associative LRU cache with a line size of 256 bits, and a validity granularity of 4 double-words (64 bit). The ICACHE can be globally invalidated to provide support for cache coherency. The ICACHE can be bypassed, to provide direct access to the program local memory-bus (PLMB). The CPU interface supports unaligned, (2007) i.e., 16-bit aligned, accesses with a penalty of one cycle for unaligned accesses that cross cache lines. Data memory interface (DMI): The DMI (cf. Fig. 12 ) is directly connected to the CPU and is responsible for all accesses to data memory. It is equipped with 64 KiB of RAM, 8 KiB of which is dual-port RAM (DPRAM) that is accessible from the CPU and from the remote peripheral bus (RPB), and of which 56 KiB is local data memory (LDRAM). The CPU interface supports unaligned, i.e., 16-bit aligned, accesses with a minimum penalty of one cycle for unaligned accesses that cross cache lines. There is a directly accessible interface to the data local memory-bus (DLMB) that provides access to the rest of the system. Program local memory-bus (PLMB): The DLMB is a synchronous, pipelined bus that connects the DMI to the rest of the data-memory system. The bus protocol supports single transfers of 8, 16, 32, and 64 bits (cf. Fig. 13 ), as well as block transfers of 64 bits (cf. Fig. 14) . The PLMB is managed by the program local memory-bus control unit (PBCU), which handles requests from PLMB master devices, which are the PMI and the program memory unit (PMU). Access arbitration takes place in each cycle that precedes a possible address cycle, and is based on the priority of the requesting master device. The PMI has priority over the PMU. Busy slave devices can delay the start of a PLMB transaction. Data local memory-bus (DLMB): The DLMB is a synchronous, pipelined bus that connects the DMI to the rest of the data-memory system. The bus protocol supports single transfers of 8, 16, 32, and 64 bits (cf. Fig. 13 ), as well as block transfers of 64 bits (cf. Fig. 14) . The DLMB is managed by the data local memory-bus control unit (DBCU), which handles requests from PLMB master devices, which are the DMI and the data-memory unit (DMU). Access arbitration takes place in each cycle that precedes a possible address cycle, and is based on the priority of the requesting master device. The DMI has priority over the DMU. Busy slave devices can delay the start of a DLMB transaction. Program local memory-bus control unit (PBCU): The PBCU is responsible for managing data transfers on the PLMB. Data local memory-bus control unit (DBCU): The PBCU is responsible for managing data transfers on the DLMB. Program memory unit (PMU): The PMU (cf. Fig. 15 ) is connected to the PLMB. It is equipped with 2MiB of program flash memory (PFLASH), 128 KiB of data flash memory (DFLASH), and 16 KiB of boot ROM (BROM). Data memory unit (DMU): The DMU (cf. Fig. 16 ) is connected to the DLMB. It is equipped with 64 KiB of SRAM and 16 KiB of standby memory (SBRAM). Local memory interface (LMI): The LMI is a part of the DMU. It allows the DMI and the DMU to access the PLMB, thereby enabling data transfers to and from other PLMB devices, like the EBU. External bus unit (EBU): The EBU (cf. Fig. 17 ) is connected to the PLMB and serves as an interface to external memory or peripheral units. It supports asynchronous or burst-mode external accesses. The external bus may be shared with other bus masters. Arbitration can be performed either by the EBU, or by an external bus master. Local Memory to FPI bridge (LFI bridge): The LFI forms a bi-directional bridge between the DLMB and the peripheral FPI bus. Figure 18 provides a high-level view of the structure of the TC1796 CPU, which consists of the following components:
Instruction fetch unit: The instruction-fetch unit pre-fetches and aligns incoming instructions from the PMI and issues them to the appropriate instruction pipeline. Execution unit: The execution unit consists of three parallel pipelines, each of which can process a different type of instructions. The integer pipeline and the load/store pipeline each consist of the following four stages: fetch, decode, execute, and writeback. The loop pipeline consists of the two stages: decode and write-back. The integer pipeline handles data arithmetic instructions, including data conditional jumps. The load/store pipeline handles load/store memory accesses, address arithmetic, unconditional jumps, calls, and context switches. The loop pipeline handles loop instructions, providing zero-overhead loops. The execution unit also maintains the program counter. General purpose register file (GPR): The GPR provides 16 address registers and 16 data registers. CPU slave interface (CPS): The CPS provides accesses to the interrupt service requests registers. Floating point unit (FPU): The FPU is an optional, partially IEEE-754 compatible component for processing floating-point instructions.
Individual instructions may experience a jitter in execution time, due to pipeline stalls. Figure 19 illustrates an example of a pipeline hazard that is resolved by a pipeline stall: In this case, the integer pipeline is processing a multiply-and-accumulate (MAC) instruction, which requires two cycles in the execute stage. At the same time the load/store pipeline is processing a load instruction to the write register of the MAC instruction, which results in a write-after-write hazard.
For conditional branch instructions, the TC1796 uses a simple, static predictor that implements the following rules: Backward and short forward branches (16-bit branches with positive displacement) are predicted taken. Long forward branches are predicted not taken. Table 5 summarizes the cycle penalties for each combination of predicted and actual behavior. The TriBoard TC179X evaluation board
The TriBoard is equipped with 4 MB of Burst Flash memory and 1 MB of asynchronous SRAM, which are both connected to the processing core via the External Bus Unit of the processor, and these are the only devices that are connected to the EBU (cf. Fig. 20) . The Clock Generation Unit, which is controlled by an external crystal oscillator, produces a clock signal f OSC at 20 MHz. The CPU clock runs at 150 MHz, and the system clock at 75 MHz. More details can be found in the board manual (Infineon Technologies AG 2005) .
